PC82573L

GbE controller, -0.3 to 6.6 V, 15 to 50 KΩ, 32 KB, PC82573L, BGA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.10~0.20 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.10~0.20

PartNumber:: PC82573L

Brand:: Intel Corporation - Intel | Pack: BGA | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. sam's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-02-24

From Other Seller

Part Number:PC82573L
US $0.10 - 0.20
EKY-160ELL121MF11D

US $0.10 - 1.00 / Piece
(0) Remove
ECA1HHG220

US $2.00 - 10.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The PC82573L is a GbE controller. It is a single, compact component with integrated Gigabit Ethernet Media Access Control (MAC) and Physical Layer (PHY) functions. The PC82573L uses PCIe architecture (Revision 1.0a). For desktop, workstation, and value server network designs with critical space constraints, the PC82573L enables a GbE implementation in a very small area.

Parametrics

PC82573L absolute maximum ratings: (1)Tstg, Storage temperature: -40 to 125℃; (2)VCC, DC supply voltage on 3.3V pins with respect to VSS: -0.3 to 6.6 V; (3)VCC, DC supply voltage on 2.5V pins with respect to VSS2: -0.3 to 5.0 V; (4)VCC, DC supply voltage on 1.2V pins with respect to VSSb: -0.3 to 2.4 V; (5)Vin, Input voltage (digital inputs): -1.0 to VCC (3.3) + 0.3 (less than 6.6 V)V; (6)AVin, Analog input voltage (digital inputs): -1.0 to VCC (2.5) + 0.3 (less than 5.0 V)V; (7)RPUD, Pull-up/pull-down Resistor Value: 15 to 50 KΩ.

Features

PC82573L fetures: (1)Optimized transmit and receive queues; (2)IEEE 802.3x compliant flow control with software controlled pause times and threshold values; (3)Caches up to 64 packet descriptors per queue; (4)Programmable host memory receive buffers (256 bytes to 16 KB) and cache line size (16 bytes to 256 bytes); (5)32 KB configurable transmit and receive FIFO buffer; (6)Mechanism available for reducing interrupts generated by transmit and receive operation; (7)Descriptor ring management hardware for transmit and receive; (8)Optimized descriptor fetching and write-back mechanisms; (9)Wide, pipelined internal data path architecture.